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Abstract - In this paper a novel transconductor based on floating 
gate techniques that performs current multiplication for tuning is 
presented. The multiplication is achieved using transistors 
operating in weak and moderate inversion together with floating 
voltage sources implemented conveniently by floating capacitors. 
Besides, a tuning scheme is proposed to set the transconductance 
parameter accurately. The resulting circuit features compactness, 
low voltage operation, and rail-to-rail input range. Measurement 
and simulation results using a 0.5um CMOS technology are 
presented to confirm all the circuits and strategies proposed. 
 
Index Terms—OTA, Floating gates, CCII-R, Low voltage 
 
I. INTRODUCTION 
PERATIONAL Transconductance Amplifiers (OTAs) are 
versatile analog building blocks featuring high bandwidth 
and tunability that can find application in many fields. 
However, the linearity and input voltage are relatively poor. 
Some attempts have been proposed in order to improve the 
linearity of OTAs, such as adaptive biasing or nonlinearity 
cancellation, but they often require generating extra currents 
increasing the area and power consumption, and/or rely on the 
MOS square law which is unrealistic in modern processes [1]. 
Another alternative is to use Current Conveyors (CCII) [2] and 
a passive resistor for forming the OTA obtaining very low 
distortion, but continuous tuning of the resistor is not possible 
and the input range can also be limited.  To overcome these 
drawbacks in this paper floating-gate techniques together with 
CCIIs and passive resistors are introduced for providing 
tunability, low voltage operation, and rail-to-rail input range. 
Tunability is achieved using a current multiplication cell based 
on a floating-gate current mirror operating in weak or 
moderate inversion. 
    The paper is organized as follows. Section II provides a 
quick review of floating gate transistors and a solution based 
on a layout technique for avoiding the initial trapped charge. 
Section III presents the general block diagram of our proposal 
and a compact implementation at transistor level allowing a 
rail-to-rail input and tunability of the OTA. A 
transconductance tuning scheme is mentioned in Section IV. 
Measurement and simulation results from a fabricated 
prototype using a 0.5um CMOS technology are presented in 
Section V validating all the techniques and ideas proposed in 
this paper. Finally some conclusions are drawn in Section VI.  
II. A BRIEF INTRODUCTION TO THE FLOATING-GATE 
TRANSISTORS  
The equivalent circuit of a floating-gate transistor (FGT) [3] 
is shown in Fig. 1. The gate voltage is set though the n input 
terminals that are capacitively coupled to the floating gate. 
Assuming that input capacitors are much larger than the 
parasitic capacitances of the transistor, the gate voltage can be 
expressed as 
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Hence a weighted averaging of the input voltages is achieved 
in a compact way. Here, it has been supposed that trapped 
charge at the gate is zero, which can be enforced during 
manufacturing process (hence not requiring post-fabrication 
removal of such charge) using the technique reported in [4].  
III. TUNABLE TRANSCONDUCTOR BASED ON FGMOS 
CURRENT MIRRORS 
The tunable transconductor presented is shown in Fig. 2. 
Both input and output are differential, and the circuit is 
composed of two current conveyors. The CCIIs have been 
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Fig. 1.  Equivalent circuit of a n-input floating gate transistor. 
 built using voltage followers and current mirrors that can scale 
the buffer output current by a factor K. Input signal is scaled 
by the factor “a” using techniques based on floating-gate 
transistors (FGT) in order to allow rail-to-rail input range. The 
element which performs the V-I conversion is a passive 
resistor placed between the CCIIs. In Fig. 2(a) this resistance 
R is represented by two R/2 resistors, so that we can sense the 
common mode voltage of the driving stage easily.  
From Fig. 2(a) it can be shown that iR is given by 
R
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where a  is the attenuation factor that multiplies the input 
signal in order to allow rail-to-rail operation. The differential 
output current is 2KiR, so the transconductance parameter can 
be expressed as  
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The proposed schematic of tunable transconductor using the 
scheme of Fig. 2(a) is shown in Fig. 2(b), where the voltage 
follower is performed by transistors M1N (M2N), M7P (M8P), 
M3P (M4P) and currents 2IB [5] respectively. In this scheme, 
assuming for the moment VF1=VF2, the resistor current can be 
easily mirrored using transistors M1P (M2P) to the high-
impedance output terminal. 
A. Gm Tuning by FGMOS Programmable Current Mirrors. 
 
In Fig. 2(b), the current mirror formed by M3P-M1P (M4P-
M2P) uses floating gates to achieve current multiplication [6] 
that is continuously programmed by voltages VF1 and VF2. This 
linear K factor is possible when the transistors that form the 
current mirror are operating in weak or moderate inversion 
[7]. Thus high aspect ratios were selected for these FGTs to 
make them operate in weak or moderate inversion, in order to 
achieve a dependence as linear as possible between control 
voltages and current gain and to minimize distortion [7]. A 
more detailed analysis of the inversion level of transistors M1P 
(M2P) and M3P (M4P) is done in Section V.  
B. Input Range Increase. 
 
Note from Fig. 2(b) that, using conventional current 
mirrors, drain voltage of transistor M1N would be VDD -VSG3P, 
so the upper limit of the range over which Vin+ can swing 
keeping M1N in saturation would be very limited when low 
supply voltages are used. The same problem would occur with 
M2N and Vin-.  
However, if FGMOS mirrors are used, drain voltages of 
M1N and M2N can be adjusted by varying the common mode 
voltage of VF1 and VF2. Specifically, when VF1=VF2=VFCM 
these two voltages can be expressed as 
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where b is a constant ( 0 < b < 1 ) determined by the ratio 
between the capacitors of the floating-gates. Therefore, the 
signals at the drains of M1N and M2N are VG3P and VG4P 
respectively, expanded by 1/(1-b) and dc shifted by          
[b/(1-b)]VFCM, so that VFCM must be set properly in order to 
increase the input range without affecting the operation of the 
upper current sources. In turn, transistors M1N and M2N have 
been replaced by a couple of two-input FGMOS transistors. 
One of the inputs is set to VDD, and input signal (Vin+ and Vin- 
in each case) is applied to the other terminal. A detailed view 
of M1N is shown in Fig. 3(a). The gate voltage VG1N is given by 
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so it is an attenuated and up-shifted version of Vin+, allowing 
rail-to-rail input signals as shown in Fig.3 [3]. Note from (7) 
that when Vin+=VDD then VG1N=VDD. However, when 
Vin+=VSS, the value of VG1N depends on the relation between 
the capacitors C1 and C2. In order to get rail-to-rail operation, 
C1 and C2 have to be chosen properly, so that when Vin+=VSS, 
VG1N (and therefore VS1N) is high enough to allow bottom 
current sources to work correctly. This idea is represented in 
Fig. 3(b). Note that factor a that appears in (3) and (4) is given 
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Fig. 2.  Tunable transconductor  based on FGMOS current mirrors.  
 (a) Diagram  (b) Schematic. 
 
 
VDD VDD
VSS
VFGMIN
Vin+
VG1
(a) (b)
M1N
C1
C2
Vin+
VG1
VDD
 
 
Fig. 3.  Input FGMOS transistor. (a) Schematic   (b) Scheme of rail-to-rail 
signal compression. 
 by a=C2/(C1+C2). In the other half of the circuit the situation 
is similar. 
IV. TRANSCONDUCTANCE TUNING 
One of main drawback of the programmable current mirrors 
is the fact that the value of VF1 and VF2 should be set precisely 
in order to guarantee that transistors are operating in weak or 
moderate inversion. Thus it could be desirable to set the 
transconductance parameter externally using know currents 
and/or voltages. Also this approach allows compensation for 
fabrication tolerances of resistors. 
Tuning has been achieved using a replica circuit. In our 
case only one half of the circuit has been replicated because it 
is completely symmetrical. For this reason the replica circuit, 
which is shown in Fig. 4, has been named Gm1/2. The voltage 
V’CM is sensed from the central point of R in the 
transconductor of Fig. 2(b) (between two R/2 resistors placed 
in series). This voltage V’CM is copied to the negative input of 
the amplifier, so half of the transconductor is simulated. A 
simple one-stage differential amplifier has been used, because 
a more complex topology is not required to operate as voltage 
follower. CC is a compensation capacitor. The output current 
of Gm1/2 circuit is given by 
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where VCMin is the common mode input voltage. Hence, if 
transconductor of Fig. 2(b) and the control block share VF1 and 
VF2, the transconductance Gm will be controlled by VBIAS and 
ITUN. The whole system is shown in Fig. 5. VF1 has been set 
externally, so the only adaptive parameter is VF2, which has 
been connected to the output terminal of the control block. 
Under these conditions, the current gain K of the 
programmable current mirrors will be given by 
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V. MEASUREMENT AND SIMULATION RESULTS 
The transconductor of Fig. 2(b) was fabricated in a 0.5µm 
CMOS technology, with nominal nMOS and pMOS threshold 
voltages of 0.78V and -0.94V, respectively. A 
microphotograph is shown in Fig. 6. The resistance R of 40KΩ 
was made of nonsilicided polysilicon. A supply voltage of 
±1.65V and a bias current IB of 50µA were applied. The 
current sources were implemented with cascode sources. 
Cascode transistors are biased with dc voltages Vn=0.1V (for 
nMOS) and Vp=0.2V (for pMOS). Vp is the same for the 
cascode transistors of programmable current mirrors, which 
have been introduced in order to increase the output 
resistance. Aspect ratios (in µm/µm) of the transistors of the 
current sources were (30/1.05) in the case of nMOS and 
(199.95/1.05) for pMOS. The ratio W/L is twice for the nMOS 
transistors which have to provide a current of 2IB. The input 
transistors M1N and M2N have W=30µm and L=1.05µm. 
Finally, in order to achieve weak or moderate inversion, an 
aspect ratio of (250.05µm/0.90µm) was chosen for the 
transistors of the programmable current mirrors (M1P,..., M8P). 
VF1 and VF2 common mode voltage was 0.5V. 
The two FGMOS input capacitances of the current mirrors 
were identical (1 pF). In the differential input pair, a 
capacitance of 1 pF was associated to input signal (Vin+ and 
Vin-) and VDD input is applied to a capacitance of 1.5 pF. 
Hence, the attenuation factor a  is 0.4, so the maximum 
current across R will be 0.4(3.3/40.103)=33µA. Therefore, the 
input currents of the mirrors swings between 17µA (IB-iRmax) 
and 83µA (IB+iRmax). The characteristic current for the pMOS  
VP
R/2
iOUTM1NVbias
_
+
A
CC
M3N
VF1 VF2
M2P
VCM
2IB
IB
IBM1P
'
M7P
VPM5P
 
 
Fig.4.  Transconductance control circuit (Gm1/2 block). 
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Fig. 5.  Transconductance control system. 
 
 
 
 
Fig.6.  Transconductor microphotograph. 
 
 transistors of the programmable mirrors is 
IS=2Kp(W/L)nUT2≈15.5µA. The inversion factor Id/IS is 
employed to define the MOS inversion level. Weak inversion 
corresponds to Id/IS<<1, strong inversion to Id/IS>>1 and 
moderate inversion to intermediate values (typically 1< 
Id/IS<10). In our case 17µA<Id<83µA. Thus, the inversion 
factor ranges in 1<Id/IS<5.3, so the transistors operate in 
moderate inversion. Fig. 7 shows the Iod-Vid dc response for 
five different VF1-VF2 values, and harmonic distortion 
measured at 100KHz is shown in Fig.8. Second-order 
distortion is quite high due to the experimental setup (made by 
off-chip Op-Amps and resistors), as HD3 should be dominant 
in a fully differential circuit like this, and in fact it is dominant 
in simulation. Fig. 9 shows harmonic distortion for several 
values of VF1-VF2. Note that distortion has a minimum when 
current mirrors have unity gain (VF1-VF2=0) and increase with 
|VF1-VF2|, although this increment stops around |VF1-
VF2|=100mV.  
Finally, the system of Fig. 5 has been simulated for K 
values from 0.5 to 2. Aspect ratio for M3N is (120µm/1.05µm), 
and Cc is 3pF. Results are shown in Table I. Note that the 
achieved K is similar to its theoretical value (error≈8% in the 
worst result of the table), and harmonic distortion increases as 
we move away from K=1. However, the minimum distortion 
is situated at a value of K slightly less than 1. Also, note that 
linearity deteriorates faster for K>1 (amplification) than for 
K<1 (attenuation). In general, amplification affects linearity 
more than attenuation, as the output transistors are closer to 
strong inversion in this case. 
VI. CONCLUSION 
In this paper a novel tunable transconductor has been 
proposed. The structure is based on CCIIs and programmable 
current mirrors using floating gate transistors operating in 
weak or moderate inversion. In order to set the 
transconductance accurately a replica bias dc tuning has been 
proposed. Measurement results from a fabricated CMOS 
prototype have been shown for demonstrating the viability of 
the cells and techniques proposed in the paper. 
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Fig.7. Measured DC response of the transconductor. 
 
 
 
Fig. 8.  Measured harmonic distortion at 100KHz with VF1-VF2=0. 
 
 
Fig. 9.  Harmonic distortion measured for several values 
of VF1-VF2 
TABLE I 
SIMULATION RESULTS OF TRANSCONDUCTANCE CONTROL SYSTEM 
 
Theoretical K value THD (dB)  (≈HD3) Real K  (simulation value) 
K=0.5    (ITUN =30µA) -62 0.546 
K=0.75  (ITUN =45µA) -71 0.795 
K=1       (ITUN=60µA) -63 1.036 
K=1.5    (ITUN=90µA) -53 1,5 
K=2       (ITUN=120µA) -50 1,943 
 
 
